

CLAIMS

1. A receiver comprises:

a control unit which outputs control information necessary for generating processing of despreding codes, and address information and timing information necessary for reading-out processing of despreding codes;

a despreding-code generating unit which continuously generates despreding-codes, based on the control information;

10 a code storage unit which stores the despreding codes for each address corresponding to delay time of multi-paths;

a plurality of code reading-out units each of which receives the despreding codes, which have been read out based on the address information, corresponding to each path, and outputs the received despreding-codes based on the timing information;

a plurality of demodulating units each of which separately demodulates the received signals, using the despreding codes corresponding to each path; and

20 a combining unit which combines all the demodulated signals.

2. The receiver according to claim 1, wherein the code storage unit performs, according to a time sharing base, writing-in processing of despreding codes for the like chip

1003137-011800

interval, and reading-out processing of codes accumulated for the like chip interval.

3. The receiver according to claim 1, wherein the
5 despreading-code generating unit outputs despreading codes for one period based on the control signal, and, thereafter, stops the operation.

10 4. The receiver according to claim 3, wherein the despreading-code generating unit further outputs new despreading codes for one period based on the control signal in the case of changes in the despreading codes, and, thereafter, stops the operation.

15 5. The receiver according to claim 1, wherein the code storage unit further has a configuration where conversion from serial data of one bit to parallel data of plural bits is performed at writing-in operation of the despreading codes; the converted parallel data are simultaneously
20 written in; conversion from parallel data of plural bits, which have been simultaneously read out, to serial data of one bit is performed at subsequent reading-out operation; and the converted serial data are output to the code reading-out section one by one.

6. The receiver according to claim 1, further comprising:
a plurality of combinations of the code storage unit,
the code reading-out unit, and the demodulating unit; and
a selection unit which selects any one of the plurality
5 of code storage units,
wherein the desreading codes are stored in the code
storage unit selected by the selection unit.

7. The receiver according to claim 6, further comprising:
10 a plurality of the desreading-code generating units,
wherein the desreading codes generated in each
desreading generating unit are stored in the code storage
unit selected by the selection unit.

15 8. The receiver according to claim 1, wherein the
desreading-code generating unit generates M sequence codes
by calculating an exclusive-OR of arbitrary bit outputs in
a shift register.

20 9. The receiver according to claim 8, wherein the
desreading codes are generated by provision of plurality
of the desreading-code generating unit, and by calculating
an exclusive-OR of the outputs of each desreading-code
generating unit.

10. A method of generating despreading-codes for a receiver which separately demodulates received signals in a multi-path communication environment, using despreading codes corresponding to each path, the method comprising:

5 a despreading-code generating step of continuously generating despreading-codes, based on control information necessary for generating processing of despreading codes;

a code storage step of storing the despreading codes for each address corresponding to the delay time of
10 multi-paths; and

a plurality of code reading-out steps for receiving the despreading codes, which have been read out based on the address information, corresponding to each path, and for outputting the received despreading codes based on
15 predetermined timing information.

11. The method of generating despreading-codes according to claim 10, wherein the code storage step performs writing-in processing of despreading codes for the like chip
20 interval, and reading-out processing of codes accumulated for the like chip interval according to the time sharing base.

10031372-011802

12. The method of generating despreadng-codes according to claim 10, wherein the despreadng code generating step outputs despreadng codes for one period based on the control signal, and, thereafter, stops the operation.

5

13. The method of generating despreadng-codes according to claim 12, wherein the despreadng code generating step further outputs new despreadng codes for one period based on the control signal in the case of changes in the despreadng codes, and, thereafter, stops the operation.

10

14. The method of generating despreadng-codes according to claim 10, wherein the code storage step comprises:

performing conversion from serial data of one bit to parallel data of plural bits at writing-in operation of the despreadng codes;

15

simultaneously writing in the converted parallel data and subsequently;

performing conversion from parallel data of plural bits, which have been simultaneously read out, to serial data of one bit at reading-out operation; and

20

outputting the converted serial data one by one.

15. The method of generating desreading-codes according to claim 10, wherein the desreading codes are generated for each process by provision of a plurality sets comprising a series of the code storage step and the code reading-out step, and by further inclusion of a selection step of selecting any one of the plural sets of processes.
- 5

10034372-041002